



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/710,602	07/23/2004	Jed H. Rankin	BUR920040086US1	4359
30449	7590	03/30/2006	EXAMINER	
SCHMEISER, OLSEN & WATTS 22 CENTURY HILL DRIVE SUITE 302 LATHAM, NY 12110			DOTY, HEATHER ANNE	
			ART UNIT	PAPER NUMBER
			2813	

DATE MAILED: 03/30/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary	Application No.	Applicant(s)	
	10/710,602	RANKIN ET AL.	
	Examiner Heather A. Doty	Art Unit 2813	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --
Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

1) Responsive to communication(s) filed on 23 July 2004.
 2a) This action is FINAL. 2b) This action is non-final.
 3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

4) Claim(s) 1-27 is/are pending in the application.
 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
 5) Claim(s) _____ is/are allowed.
 6) Claim(s) 1-27 is/are rejected.
 7) Claim(s) _____ is/are objected to.
 8) Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

9) The specification is objected to by the Examiner.
 10) The drawing(s) filed on 23 July 2004 is/are: a) accepted or b) objected to by the Examiner.
 Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
 Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
 a) All b) Some * c) None of:
 1. Certified copies of the priority documents have been received.
 2. Certified copies of the priority documents have been received in Application No. _____.
 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

1) Notice of References Cited (PTO-892)
 2) Notice of Draftsperson's Patent Drawing Review (PTO-948)
 3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)
 Paper No(s)/Mail Date 7/23/04, 8/09/04.

4) Interview Summary (PTO-413)
 Paper No(s)/Mail Date. _____.
 5) Notice of Informal Patent Application (PTO-152)
 6) Other: _____.

DETAILED ACTION

Specification

The disclosure is objected to because of the following informalities: On page 6, line 9, either "During the" or "during a" should be deleted.

Appropriate correction is required.

Claim Objections

Claim 1 is objected to because of the following informalities: in line 11, the word "of" should be inserted between "plurality" and "features." Appropriate correction is required.

Claim 2 is objected to because of the following informalities: In line 1, "claim 18" should be changed to "claim 1." Appropriate correction is required.

Claim 6 is objected to because of the following informalities: in lines 2-3, the word "of" should be inserted between "plurality" and "operating." Appropriate correction is required.

Claims 7, 14, and 21 are objected to because of the following informalities: the last word of claim 21 should be changed to "features." Appropriate correction is required.

Claims 15 and 22 are objected to because of the following informalities: Claims 15 and 22 recite the limitation "second semiconductor device" in line 2 in each of the claims. There is insufficient antecedent basis for this limitation in the claim. Appropriate correction is required.

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless – (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

Claims 17-20, 22, and 24-27 are rejected under 35 U.S.C. 102(b) as being anticipated by Wong (U.S. 6,340,556).

Regarding claim 17, Wong teaches a method, comprising:

- providing a semiconductor structure, wherein the semiconductor structure comprises a photoresist layer on a semiconductor substrate (column 6, lines 23-25);
- forming a plurality of features in the photoresist layer (column 8, lines 7-10);
- measuring a plurality of critical dimensions of the plurality of features to determine at least one critical dimension error for at least one feature of the plurality of features (column 9, lines 33-38);
- determining from said at least one critical dimension error a dose of electron beam exposure to correct the at least one critical dimension error for the at least one feature of the plurality of features (column 8, lines 14-67); and
- correcting the at least one critical dimension error by exposing the at least one feature comprising the critical dimension error to an electron beam comprising said determined dose of electron beam exposure that corrects

the critical dimension error of the at least one feature (column 8, lines 14-67).

Regarding claim 24, Wong teaches a method, comprising:

- providing a mask photoresist layer (column 6, lines 23-25; column 1, lines 30-31 teach using the photoresist as an etch mask);
- forming a plurality of features in the mask photoresist layer (column 8, lines 7-10);
- measuring a plurality of critical dimensions of the plurality of features in the mask photoresist layer to determine at least one critical dimension error for at least one feature of the plurality of features (column 9, lines 33-38);
- determining from said at least one critical dimension error a dose of electron beam exposure to correct the at least one critical dimension error for the at least one feature of the plurality of features (column 8, lines 14-67); and
- correcting the at least one critical dimension error by exposing the at least one feature comprising the critical dimension error to an electron beam comprising said determined dose of electron beam exposure that corrects the critical dimension error of the at least one feature (column 8, lines 14-67).

Regarding claims 18 and 25, Wong teaches the method of claims 17 and 24, and further teaches that the dose of electron beam exposure comprises a power level of the

electron beam for a specified amount of time (column 8, lines 36-39—Wong teaches a preferred beam energy, which is power multiplied by an amount of time).

Regarding claims 19 and 26, Wong teaches the method of claims 17 and 24, and further teaches that correcting the critical dimension error comprises decreasing a size of the at least one feature (column 8, lines 55-57).

Regarding claims 20 and 27, Wong teaches the method of claims 17 and 24, and further teaches that determining the dose of electron beam exposure comprises providing a relationship between a changing of critical dimension size changes and dosage of electron beam exposure; and choosing the dose of the electron beam exposure for a desired change in critical dimension size, said choosing being based on said relationship (column 8, lines 11-67; column 9, lines 32-40).

Regarding claim 22, Wong teaches the method of claim 17. Wong further teaches forming an electrical component in a space in the semiconductor device that is defined by the at least one feature (column 3, lines 40-41).

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

Claims 1-5 and 8 are rejected under 35 U.S.C. 103(a) as being unpatentable over Wong (U.S. 6,340,556) in view of Marella (U.S. 2003/0139838).

Regarding claim 1, Wong teaches a method, comprising:

- providing a first semiconductor device;
- analyzing the first semiconductor device to determine at least one critical dimension error within the first semiconductor device (column 9, lines 33-38);
- determining from said at least one critical dimension error a dose of electron-beam exposure to correct the at least one critical dimension error in a process (column 8, lines 14-67), comprising:
- providing a semiconductor structure, wherein the semiconductor structure comprises a photoresist layer on a semiconductor substrate (column 6, lines 23-25);
- forming a plurality of features in the photoresist layer (column 8, lines 7-10), wherein at least one feature of the plurality of features comprises the at least one critical dimension error; and
- correcting the at least one critical dimension error by exposing the at least one feature comprising the critical dimension error to an electron beam comprising said determined dose of electron beam exposure (column 8, lines 14-67).

Wong does not teach that the process to correct the at least one critical dimension error is a process to correct the at least one critical dimension area on a second semiconductor device during a subsequent process.

Marella teaches a method of analyzing a first semiconductor device to determine at least one critical dimension error (paragraph 0033 teaches that one of the defects

encompassed by the invention is a lateral structure that has a dimension either smaller or larger than predetermined values; paragraph 0045) and use the analysis to alter a parameter on a process instrument to repair defects and reduce the number of defects in subsequent devices (paragraph 0016, last two sentences).

Therefore, at the time of the invention, it would have been obvious to modify the method taught by Wong by applying the dose of electron-beam exposure to correct the at least one critical dimension error during a subsequent process on a second device, as taught by Marella, rather than on the original device, as taught by Wong. The motivation for doing so at the time of the invention would be to avoid propagating systematic errors such as a defect in the photomask, as taught by Marella (paragraph 0006).

Regarding claim 2, Wong and Marella together teach the method of claim 18. Wong further teaches that the dose of electron beam exposure comprises a power level of the electron beam for a specified amount of time (column 8, lines 36-39—Wong teaches a preferred beam energy, which is power multiplied by an amount of time).

Regarding claim 3, Wong and Marella together teach the method of claim 1. Wong further teaches that correcting the critical dimension error comprises decreasing a size of the at least one feature (column 8, lines 55-57).

Regarding claim 4, Wong and Marella together teach the method of claim 1. Wong further teaches that determining the dose of electron beam exposure comprises providing a relationship between a changing of critical dimension size changes and dosage of electron beam exposure; and choosing the dose of the electron beam

exposure for a desired change in critical dimension size, said choosing being based on said relationship (column 8, lines 11-67; column 9, lines 32-40).

Regarding claim 5, Wong and Marella together teach the method of claim 1. Wong further teaches that analyzing comprises measuring a plurality of critical dimensions within the first semiconductor device to determine the at least one critical dimension error (column 9, lines 33-38).

Regarding claim 8, Wong and Marella together teach the method of claim 1. Wong further teaches forming an electrical component in a space in the second semiconductor device that is defined by the at least one feature (column 3, lines 40-41).

Claim 6 is rejected under 35 U.S.C. 103(a) as being unpatentable over Wong (U.S. 6,340,556) in view of Marella (U.S. 2003/0139838) as applied to claim 1 above, and further in view of Cowan (U.S. 6,605,951).

Regarding claim 6, Wong and Marella together teach the method of claim 1, but do not teach that analyzing comprises performing a functionality test of the first semiconductor device to determine a plurality of operating conditions for a plurality of electrical components within the first semiconductor device.

Cowan teaches that it is common to analyze semiconductor devices wherein said analyzing comprises performing a functionality test of the semiconductor device to determine a plurality of operating conditions for a plurality of electrical components within the first semiconductor device (column 1, line 15 – column 3, line 14).

Therefore, at the time of the invention, it would have been obvious to one of ordinary skill in the art to use the method taught by Wong and Marella together, and

further use the device-analysis method taught by Cowan to determine operating conditions for electrical components within the semiconductor device, since Cowan teaches that it is conventional to do so.

Claims 10-13 and 15 are rejected under 35 U.S.C. 103(a) as being unpatentable over Wong (U.S. 6,340,556) in view of Wolf et al. (*Silicon Processing for the VLSI Era*, Vol. 1, 2000).

Regarding claim 10, Wong teaches a method, comprising:

- providing a semiconductor structure, wherein the semiconductor structure comprises a photoresist layer on a semiconductor substrate (column 6, lines 23-25);
- propagating radiation to expose the photoresist layer to form a plurality of features in the photoresist layer (column 7, lines 5-7), and then measuring on the substrate a plurality of critical dimensions within the pattern to determine at least one critical dimension error within said pattern (column 9, lines 33-38);
- determining from said at least one critical dimension error a dose of electron-beam exposure that will be used to correct the at least one critical dimension error for the at least one feature comprising the at least one critical dimension error (column 8, lines 14-67); and
- correcting the critical dimension error by exposing the at least one feature comprising the critical dimension error to an electron beam comprising

said determined dose of electron-beam exposure that corrects the critical dimension error of the at least one feature (column 8, lines 14-67).

Wong does not teach using a mask to pattern the photoresist layer or measuring on the mask the plurality of critical dimension errors.

Wolf et al. teaches that it common to expose photoresist through a mask to pattern the photoresist (p. 489, first paragraph).

Therefore, at the time of the invention, it would have been obvious to one of ordinary skill in the art to use the method taught by Wong and further pattern the photoresist layer by exposing it through a mask, as taught by Wolf to be a common method of patterning photoresist.

Wolf et al. additionally teaches measuring critical dimension errors on a mask (section 13.8.5 on pp. 626-627). Wolf et al. teaches that such a step is an effective means of predicting critical dimension errors on a device, since defects or mistakes in the mask pattern will be imparted to the device (last paragraph on p. 626).

Therefore, at the time of the invention it would have been obvious to one of ordinary skill in the art to use the method taught by Wong and further analyze the mask for critical dimension errors, as taught by Wolf et al., instead the substrate, since Wolf teaches that this is an effective means of predicting critical dimension errors on a device.

Regarding claim 11, Wong and Wolf et al. together teach the method of claim 10. Wong further teaches that the dose of electron beam exposure comprises a power level

of the electron beam for a specified amount of time (column 8, lines 36-39—Wong teaches a preferred beam energy, which is power multiplied by an amount of time).

Regarding claim 12, Wong and Wolf et al. together teach the method of claim 10. Wong further teaches that correcting the critical dimension error comprises decreasing a size of the at least one feature (column 8, lines 55-57).

Regarding claim 13, Wong and Wolf et al. together teach the method of claim 10. Wong further teaches that determining the dose of electron beam exposure comprises providing a relation ship between a changing of critical dimension size changes and dosage of electron beam exposure; and choosing the dose of the electron beam exposure for a desired change in critical dimension size, said choosing being based on said relationship (column 8, lines 11-67; column 9, lines 32-40).

Regarding claim 15, Wong and Wolf et al. together teach the method of claim 10. Wong further teaches forming an electrical component in a space in the semiconductor device that is defined by the at least one feature (column 3, lines 40-41).

Claims 7 and 9 are rejected under 35 U.S.C. 103(a) as being unpatentable over Wong (U.S. 6,340,556) in view of Marella (U.S. 2003/0139838), as applied to claim 1 above, and further in view of Ghandhi (*VLSI Fabrication Principles—Silicon and Gallium Arsenide*, Second Edition, 1994).

Regarding claim 7, Wong and Marella together teach the method of claim 1. Wong additionally teaches that the at least one feature includes a first feature and a second feature (column 8, lines 11-13 teaches photoresist lines), but does not teach

forming a trench in a space in the semiconductor substrate that is located between the first and second features.

Ghandhi teaches that forming a trench between features in a semiconductor device is a way to achieve electrical isolation (section 11.3.1, pp. 719-721). Since Wong teaches that the photoresist lines form microelectronic device images (column 3, lines 40-41), it would have been obvious to one of ordinary skill in the art at the time of the invention to additionally form a trench between the photoresist lines in order to electrically isolate the microelectronic devices from each other, as taught by Ghandhi.

Regarding claim 9, Wong and Marella together teach the method of claim 8 (note 35 U.S.C. 103(a) rejection above). They do not expressly teach that the electrical component is selected from the group consisting of a transistor, a resistor, a wire, a diode, and a capacitor.

Ghandhi teaches the use of photolithography and photoresist features to form a wire (metal pattern—see Fig. 10.8 and pp. 683-684).

Therefore, at the time of the invention, it would have been obvious to one of ordinary skill in the art to use the method taught by Wong and Marella together, and further form a wire from the photoresist feature, since Ghandhi teaches that this is a common use of photoresist features.

Claims 14 and 16 are rejected under 35 U.S.C. 103(a) as being unpatentable over Wong (U.S. 6,340,556) in view of Wolf et al. (*Silicon Processing for the VLSI Era*, Vol. 1, 2000) as applied to claims 10 and 15 above, and further in view of Ghandhi (*VLSI Fabrication Principles—Silicon and Gallium Arsenide*, Second Edition, 1994).

Regarding claim 14, Wong and Wolf et al. together teach the method of claim 10 (note 35 U.S.C. 103(a) rejection above). Wong additionally teaches that the at least one feature includes a first feature and a second feature (column 8, lines 11-13 teaches photoresist lines), but does not teach forming a trench in a space in the semiconductor substrate that is located between the first and second features.

Ghandhi teaches that forming a trench between features in a semiconductor device is a way to achieve electrical isolation (section 11.3.1, pp. 719-721). Since Wong teaches that the photoresist lines form microelectronic device images (column 3, lines 40-41), it would have been obvious to one of ordinary skill in the art at the time of the invention to additionally form a trench between the photoresist lines in order to electrically isolate the microelectronic devices from each other, as taught by Ghandhi.

Regarding claim 16, Wong and Wolf together teach the method of claim 15 (note 35 U.S.C. 103(a) rejection above). They do not expressly teach that the electrical component is selected from the group consisting of a transistor, a resistor, a wire, a diode, and a capacitor.

Ghandhi teaches the use of photolithography and photoresist features to form a wire (metal pattern—see Fig. 10.8 and pp. 683-684).

Therefore, at the time of the invention, it would have been obvious to one of ordinary skill in the art to use the method taught by Wong and Marella together, and further form a wire from the photoresist feature, since Ghandhi teaches that this is a common use of photoresist features.

Claims 21 and 23 rejected under 35 U.S.C. 103(a) as being unpatentable over Wong (U.S. 6,340,556) in view of Ghandhi (*VLSI Fabrication Principles—Silicon and Gallium Arsenide*, Second Edition, 1994).

Regarding claim 21, Wong teaches the method of claim 17 (note 35 U.S.C. 102(b) rejection above). Wong additionally teaches that the at least one feature includes a first feature and a second feature (column 8, lines 11-13 teaches photoresist lines), but does not teach forming a trench in a space in the semiconductor substrate that is located between the first and second features.

Ghandhi teaches that forming a trench between features in a semiconductor device is a way to achieve electrical isolation (section 11.3.1, pp. 719-721). Since Wong teaches that the photoresist lines form microelectronic device images (column 3, lines 40-41), it would have been obvious to one of ordinary skill in the art at the time of the invention to additionally form a trench between the photoresist lines in order to electrically isolate the microelectronic devices from each other, as taught by Ghandhi.

Regarding claim 23, Wong teaches the method of claim 22 (note 35 U.S.C. 102(b) rejection above). Wong does not expressly teach that the electrical component is selected from the group consisting of a transistor, a resistor, a wire, a diode, and a capacitor.

Ghandhi teaches the use of photolithography and photoresist features to form a wire (metal pattern—see Fig. 10.8 and pp. 683-684).

Therefore, at the time of the invention, it would have been obvious to one of ordinary skill in the art to use the method taught by Wong, and further form a wire from

the photoresist feature, since Ghandhi teaches that this is a common use of photoresist features.

Conclusion

The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.


Ito et al. (U.S. 2003/0219660) teaches a method of measuring features in a photoresist layer, finding errors in critical dimension, and repairing the errors using a DUV exposure.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Heather A. Doty, whose telephone number is 571-272-8429. The examiner can normally be reached on M-F, 8:30 - 5:00.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Carl Whitehead, Jr., can be reached at 571-272-1702. The fax number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

had



CARL WHITEHEAD, JR.
SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2800